An 8ch, 400 GHz monolithically integrated WDM channel selector featuring an array of quantum well semiconductor optical amplifiers (SOA) and arrayed waveguidegrating demultiplexer is presented. Reduction of fabrication complexity was achieved by using a single step selective area MOVPE to realize the different bandgap profiles for the SOA array and passive region. The selective growth mask dimensions were optimized by simulation. Dry-etching with short bending radii of 200 µm resulted in compact device size of 7 mm × 2.5 mm. Static channel selection with high ON-OFF ratio of > 40 dB was achieved.
Introduction
Reconfigurable optical networks with end-to-end transparency and agile path connections are perceived as a necessary technology in order to overcome capacity bottlenecks posed by O-E-O conversion at the nodes. Different schemes of optical packet switching (OPS) are proposed to date [1] . One of the requirements of OPS is the ability to select one or more channels of wavelength multiplexed signal with a fast reconfiguration speed of ns order. The channel selection function can be combined with broadcast-and-select optical switch to build an OPS node [2] . As shown in Fig. 1 , a pair of arrayed waveguide grating (AWG) demultiplexer together with semiconductor optical amplifier (SOA) gates in each channel can provide for fast control of WDM channels, thanks to the ns-order carrier lifetime of the SOA. It is necessary that these components are monolithically integrated in order to reduce overall size, power consumption and cost of the channel selector. 64λ and 100λ integrated channel selectors were demonstrated recently [3] , [4] . However so far these devices have been fabricated by multiple etch and regrowth process, which leads to higher number of process steps and consequently lower process yield. Selective area metalorganic vapor phase epitaxy (SA-MOVPE) [5] and quantum well intermixing (QWI) [6] are two other methods for active-passive integration on InP using a single epitaxial growth. Among them, SA-MOVPE is potentially more flexible in that one can tailor many different in-plane bandgap profiles simply designing the initial growth inhibiting mask. However, there has only been a few demonstration of applying SA-MOVPE to large scale integrated devices due to complexity of mask design and growth condition optimization.
Recently a method to determine the bandgap distribution due to arbitrary mask shape in SA-MOPVE was developed [7] , and in this paper, we demonstrate the possibility of using SA-MOVPE for simplified fabrication of densely integrated devices [8] . We have used a single step of SA-MOVPE with dry etching of high index contrast waveguides to realize an integrated WDM channel selector based on 8channel, 400 GHz AWG demultiplexers and array of SOAs. In the following sections, first we describe the structure of the device. Then we explain the mask design for SA-MOVPE and the fabrication process using dry etching. Finally, we characterize each component and confirm the static operation of the fabricated channel selector.
Device Structure
The WDM channel selector is based on an 1:N AWG demultiplexer (N= channel number), N SOA gates, and another N:1 AWG multiplexer to combine the gated channels to a single output. SOAs are preferred as gates because they can provide gain in the ON state that can offset the fiber coupling loss and loss of passive waveguides, and act as a good absorber in the OFF state, resulting in better on-off ratio than electro-absorption (EA) gates. Figure 2 shows the mask pattern used for the integrated WDM channel selector and that for the SOA array. The AWG has one main input and 8 outputs at 400 GHz (nominal) spacing, with 33 arrayed waveguides. The 1200 µm long SOA array has 8 SOAs and we also use a booster SOA each in the input and output of the chip to reduce overall loss. In order to avoid electrical and/or thermal crosstalk among the SOA array in cases when more than a single channel is ON, a relatively large (>10 s of µm) array pitch is employed; therefore we assume use of wide stripe SA-MOVPE. We also assume high index contrast waveguides for small bending radii of 200 µm to achieve small chip size. The AWG are made on high bandgap (passive) region and the SOA gates are made on low bandgap (active) region on the same InP wafer, which can be created simultaneously by SA-MOVPE. The passive region was designed to have absorption edge less than 1400 nm for low absorption loss, while the active region was designed to have sufficient gain around 1550 nm.
Mask Optimization for SA-MOVPE
In SA-MOVPE, growth inhibiting SiO 2 mask are patterned before growth, which cause the growth rate enhancement due to lateral vapor phase diffusion and also an increased In-content compared to Ga in the vicinity of the mask [5] . These two effects add up in quantum wells so that the mask vicinity has a large amount of red-shift in bandgap. We have used 5 compressive strained InGaAsP (emission wavelength 1.5 µm, Q1.5) wells which were 5.5 nm thick in the unmasked region and tensile strained InGaAsP (Q1.15) as barriers for strain compensation. Growth temperature was 610
• C and growth pressure was 100 mbar in a horizontal reactor.
Based on simulations and calibration growth runs, a growth window of 20 µm was found to be sufficient to pattern 3 µm wide SOA waveguides without being affected by anomalous growth on the edges. In order to build an array, different mask-widths were tested, and the optimum mask width was determined by a gas phase diffusion based model of SA-MOVPE to be 50 µm (Fig. 3) . The details of the simulation for designing the mask profile have been reported in [7] . From the simulation, we could achieve the spatial distribution of the Ga composition and thickness of the InGaAsP film grown on the wafer surface, and from these we estimated the bandgap profile of the well (Q1.5), barrier (Q1.15) and the QW across the middle of the array (on Fig. 3 , along the line marked "PL scan").
As we can see in Fig. 4(a) , lateral vapor diffusion causes a gradient of both the Ga composition and well width on both flanks of the array. Therefore in order to have uniform absorption band edge across the 8 SOAs, 2 sets of dummy masks were needed on both sides. Based on com- position and well width distribution of Fig. 4(a) , effective bandgap was determined for the barrier, well and QW across middle of the array, as shown in Fig. 4(b) . The estimated photoluminescence (PL) peak wavelength of 1590 nm in the SOA array, and 1380 nm in the unmasked area was found.
These results matched closely with the experimental PL peaks and amplified spontaneous emission (ASE) peaks of the fabricated SOAs. The large bandgap shift of 210 nm means the passive regions could be pushed further towards lower loss short wavelength side or the mask width could be lower than 50 µm in order to have SOA peak gain across the whole C-band. 
Device Fabrication and Characterization
After the SA-MOVPE, the 3 µm wide waveguide patterns were etched by inductively coupled plasma (ICP) Cl 2 /Ar dry etching to a depth of 940 nm below the core in the passive region. Such high index contrast waveguides allowed for a small bending radius of 200 µm to be used in the AWG and ports. Since the SOAs have thicker active and cladding layers due to increased growth rate in the selective growth region, the same amount of etching makes the SOAs with a weaker index contrast and smaller confinement factor. The waveguide cross-section design parameters are shown in Fig. 5 . In fact, from the reliability point of view, the etching depth could be shortened so that the active region is not exposed by dry etching. Figure 6 (top) shows the SEM cross sectional view of the passive and SOA waveguide. Proper electrode contact formation and planarization by photo-sensitive polyimide can be seen. Figure 6 (bottom) shows the completed device after contact and Ti/Au electrode formation. After lapping and backside Au electrode formation, the channel selector was cleaved and bonded to copper heat sink for temperature control during characterization. The electrode bonding pads were patterned with 100 µm pitch for using a contact probe array.
From the fabricated chip, one of the passive AWGs was cleaved and separately measured using a tunable laser and power meter to observe the filtering characteristics. As seen in Fig. 7 , clear demultiplexing of 8 channels was observed. The insertion loss of the device is estimated to be 17 dB and the adjacent channel crosstalk ranges from 15 to 18 dB. The high loss of the AWG is caused mostly by the free carrier absorption due to p-doping in the cladding and also partly due to side wall roughness caused by pattering and dry etching. We confirmed that by etching away the InGaAs contact layer in the passive regions before the dry etching, the propagation loss was reduced from 30 dB/cm to about 13 dB/cm for doped wafer and 7 dB/cm for undoped wafer. Therefore in order to further reduce the losses, optimizing the doping profile and removal of sidewall roughness is necessary. Another issue for future improvement is a 5% increase of channel spacing from design value (FSR 27 nm instead of 25.6 nm) due to slight shift of composition to the longer wavelength.
A 500 µm long portion of the SOA array was also cleaved, bonded to a copper heat sink and tested for SOA performance. Room temperature cw lasing was achieved from all 8 SOAs in the array, with Ith of 20-25 mA which is comparable to non-selectively grown lasers using similar fabrication process. Lasing from the SOA array confirms the quality of the selective grown quantum wells.
Channel Selection Operation
From the characterization of AWG, we can expect a WDM channel selector with 30-36 dB crosstalk; however the loss would be still high at above −25 dB due to insufficient gain and high propagation loss at the moment. Therefore, in order to confirm channel selection function of the fabricated devices, we cleaved the integrated channel selector in the middle, along with 600 µm long booster SOA and gate SOA. Since lasing did not occur due to high losses, AR-coating was not applied. −10 dBm TE polarized light from a tunable laser diode was coupled to the AWG input with the wavelength adjusted to the AWG passband peaks. The corresponding channel SOAs injection current was varied from 0 to 100 mA. The input SOA was biased at 50 mA. Gain saturation appeared to occur in the SOA gates for injection over 50 mA (Fig. 8) . However channel selection operation with an extinction ratio of over 40 dB was achieved for all channels. Due to high coupling and propagation loss of the device, loss-less operation was not achieved. By increasing the SOA gain by a better contact process and longer SOA, chip loss can be further compensated. In the present device, the gain peak of the SOA was shifted too much to the longer wavelength side, which caused gain reduction around the measurement wavelength of 1550 nm. In a future design, the width of selective growth masks can be linearly varied across the array so that each channel can have uniform gain characteristics. Also, future designs need to use tensile strained QWs in the SOA for reduction of overall polarization dependent gain (PDG).
Conclusion
We present here a monolithically integrated InP based WDM channel selector fabricated by a single growth step selective area MOVPE and dry etching process. We have achieved demultiplexing of 8 channels with less than 15 dB crosstalk. Static channel selection operation was successfully demonstrated, with an extinction ratio greater than 40 dB. Since SOA-based selectors typically switch in ns order, it is expected that they will be useful for future optical packet switching networks. The integrated device can also operate in channel equalization or multi-channel monitoring mode, depending on the operating condition. Although device process needs further improvement, we believe that the results show the usefulness of selective area MOVPE in tailoring bandgaps for compact and functional photonic integrated circuits on InP. 
